ETR0204_002a

2-Channel Voltage Detectors

■GENERAL DESCRIPTION

The XC612 series consist of 2 voltage detectors, in 1 mini-molded, SOT-25 package.

The series provides accuracy and low power consumption through CMOS processing and laser trimming and consists of a highly accurate voltage reference source, 2 comparators, hysteresis and output driver circuits.

The input (VIN1) for voltage detector 1 (VD1) dually functions as the power supply pin for both detector 1 (VD1) and detector 2 (VD2).

■APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry

■ FEATURES

Detect voltage accuracy : ±2%

Low Power Consumption : $2.0 \mu A(TYP.)$

100mV steps. Detector's voltages can

be set-up independently

Conditionaly;

XC612N: VDET1>VDET2

XC612D, XC612E: VDET1≥VDET2,

VDET1<VDET2


Operating Voltage Range : $1.5V \sim 10.0V$ Temperature Characteristics : ± 100 ppm/°C (TYP.)

Output Configuration : N-channel open drain, CMOS

Operating Ambient Temperature : $-40^{\circ}\text{C} \sim +85^{\circ}\text{C}$ Packages : SOT-25, USP-6B

Environmentally Friendly: EU RoHS Compliant, Pb Free


■TYPICAL APPLICATION CRICUIT



VDET1: CMOS, VDET2: N-ch Open drain

■TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current vs. Input Voltae



■PIN CONFIGURATION

● SOT-25

VDET2 VIN2


5 4

1 2 3

VDET1 VIN1 VSS

SOT-25

●USP-6B



* The dissipation pad for the USP-6B package should be solder-plated in recommended mount pattern and metal masking to enhance mounting strength and heat release. If the pad needs to be connected to other pins, it should be connected to the V_{IN} level.

■PIN ASSIGNMENT

(TOP VIEW)

PIN NU	MBER	DINIANAE	FUNCTION
SOT-25	USP-6B	PIN NAME	FUNCTION
1	3	V _{DET1}	Voltage Detector 1 Output
2	2	V _{IN1}	Detector 1 Input, Power Supply
3	1	Vss	Ground
4	6	V _{IN2}	Voltage Detector 2 Input
5	4	V_{DET2}	Voltage Detector 2 Output
-	5	NC	No Connect

■PRODUCT CLASSIFICATION

Selection Guide

TYPE	VDET1	VDET2
XC612N	N-ch Open Drain	N-ch Open Drain
XC612D	N-ch Open Drain	CMOS
XC612E	CMOS	N-ch Open Drain


Ordering Information

XC6121234567


DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
		N	
1	Туре	D	Refer to selection guide
		E	
23	Detect voltage (V _{DET1})	15~50	V _{DET1} e.g. 2.5V→②2, ③5
45	Detect Voltage (V _{DET2})	15~50	V _{DET2} e.g. 3.3V→②3, ③3
	Packages (Order Unit)	MR	SOT-25(3,000/Reel)
67-8		MR-G	SOT-25(3,000/Reel)
<u> </u>		DR	USP-6B(3,000/Reel)
		DR-G	USP-6B(3,000/Reel)


^(*1) The "-G" suffix indicates that the products are Halogen and Antimony free as well as being fully RoHS compliant.

■BLOCK DIAGRAMS



XC612D Series





■ ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PARAMETER		SYMBOL	RATINGS	UNITS	
	V _{IN1}	V _{IN1}	Vss-0.3~Vss+12	V	
Input Voltage	V _{IN2} N	V _{IN2}	Vss-0.3~V _{IN1} +0.3	V	
	V _{IN2} D/E	V IN2	Vss-0.3~Vss+12	V	
	V _{DET1} (Nch open drain)	V _{DET1}	Vss-0.3~Vss+12	V	
Output Voltage	V _{DET1} (CMOS)	V _{DET1}	V _{SS} -0.3~V _{IN1} +0.3≦V _{SS} +12	V	
Output Voltage	V _{DET2} (Nch open drain)	V_{DET2}	Vss-0.3~Vss+12	V	
	V _{DET2} (CMOS)	V _{DET2}	V _{SS} -0.3~V _{IN1} +0.3≦V _{SS} +12	V	
Output Current	V_{DET1}	I _{DET1}	50	mA	
Output Current	V_{DET2}	I _{DET2}	50	mA	
Power	SOT-25	DJ	250	m\//	
Dissipation	Pd USP-6B		120	mW	
Operating An	nbient Temperature	Topr	-40~+85	°C	
Storage Temperature		Tstg	-55 ~ +125	°C	

■ELECTRICAL CHARACTERISTICS

Ta=25°C

PARAMETER	SYMBOL	С	MIN.	TYP.	MAX.	UNITS	CIRCUITS	
Detect Voltage (VDET1)	V_{DF1}	Voltage when VDET1 changes from H to L following a reduction of VIN1		V _{DF1(T)} x 0.98	V _{DF1(T)}	V _{DF1(T)} x 1.02	V	1
Detect Voltage (VDET2)	V _{DF2}	Voltage when VDET2 changes from H to L following a reduction of VIN2			V _{DF2(T)}	V _{DF2(T)} x 1.02	V	1
Hysteresis Range 1	V _{HYS1}		VDF1 when VDET1 changes owing an increase of VIN1	V _{DF1} x 0.02	V _{DF1} x 0.05	V _{DF1} x 0.08	V	1)
Hysteresis Range 2	V _{HYS2}	• , ,	- V _{DF2} when V _{DET2} changes lowing an increase of V _{IN2}	V _{DF2} x 0.02	V _{DF2} x 0.05	V _{DF2} x 0.08	V	1
			V _{IN1} = 1.5V	-	1.35	3.90		
Supply Current			=2.0V	-	1.50	4.50		
(VIN1 Input	I _{SS}	$V_{IN}=V_{IN1}$	=3.0V	-	1.95	5.10	μA	2
Current)			=4.0V	-	2.40	5.70		
			=5.0V	-	3.00	6.30		
	I _{IN2}	$V_{IN}=V_{IN1}=V_{IN2}$	$V_{IN2} = 1.5V$	-	0.45	1.30		2
			=2.0V	-	0.50	1.50		
VIN2 Input Current			=3.0V	-	0.65	1.70	μA	
			=4.0V	-	0.80	1.90		
			=5.0V	-	1.00	2.10		
Operating Voltage	V _{IN1}	V _{DF(1}	r) = 1.5V to 5.0V	1.0	-	10	V	-
		N-ch,V _{DS} =0.5V	V _{IN1} =1.0V	0.3	2.2	-		
			=2.0V	3.0	7.7	-		
			=3.0V	5.0	10.1	-		
Output Current (*1)	I _{DET}		=4.0V	6.0	11.5	-	mA	3
			=5.0V	7.0	13.0	-	-	
		P-ch (CMOS) V _{DS} =-2.1V	=8.0V	-	-10.0	-2.0		
Temperature Characteristics (*1)	ΔV _{DF} / (ΔTopr· V _{DF})	-40°C ≦ Topr ≦ 85°C		-	±100	-	ppm/°C	1
Delay Time (*1) (Release Voltage → Output inversion)	toly	$(V_{DR} \rightarrow V_{DET} inversion)$		-	-	0.2	ms	4

 $^{^{(1)}}$ The Features of output current, temperature characteristics and delay time are common between V_{DET1} and V_{DET2}

Note:

VDF1(T), VDF2(T): Nominal detect voltage. Release voltage (VDR) = VDF + VHYS

N type Input Voltage : please ensure that VIN1 > VIN2


(Input voltage of XC612D and XC612E series : please ensure that VIN1 ≧ VIN2, VIN1 < VIN2.)

Vin1 pin serve both Iss and power supply pin so that Vin2 operates Vin1 as a power supply source. For normal operation of Vin2, operating voltage higher than the minimum is needed to be applied to power supply pin Vin1.

For CMOS output products, high level output voltage which is generated when the transient response is released becomes input voltage of VIN.

■OPERATONAL EXPLANATION

●Timing Chart (Pull up voltage =Input voltage VIN1)



Operational Notes (N-ch Open drain)

Timing Chart A (VIN1=voltages above release voltage, VIN2=sweep voltage)

Because a voltage higher than the minimum operating voltage is applied to the voltage input pin (VIN), ground voltage will be output at the output pin (VDET) during stage 3. (Stages 1, 2, 4, 5 are the same as in B below).

Timing Chart B (VIN1=VIN2)

- ① When a voltage greater than the release voltage (VDR) is applied to the voltage input pin (VIN1, VIN2), input voltage (VIN1, VIN2) will gradually fall.
 - When a voltage greater than the detect voltage (VDF) is applied to the voltage input pin (VIN1, VIN2), a state of high impedance will exist at the output pin (VDET1, VDET2), so should the pin be pulled up, voltage will be equal to pull up voltage.
- When input voltage (Vin1, Vin2) falls below detect voltage (VDF), output voltage (VDET1, VDET2) will be equal to ground level (Vss).
- Should input voltage (VIN1, VIN2) fall below the minimum operational voltage (VMIN), output will become unstable. Should VIN2 fall below VMIN, voltage at the output pin (VDET2) will be equal to ground level (VSS) if the power supply (VIN1) is within the operating voltage range.
 - *In general the output pin is pulled up so output will be equal to pull up voltage.
- 4 Should input voltage (VIN1, VIN2) rise above ground voltage (VSS), output voltage (VDET1, VDET2) will equal ground level until the release voltage level (VDR) is reached.
- (VIN1, VIN2) rises above release voltage, the output pin's (VDET1, VDET2) voltage will be equal to the voltage dependent on pull up.

Note: The difference between release voltage (VDR) and detect voltage (VDF) is the Hysteresis Range ⑥.

■NOTES ON USE

- 1. Please use this IC within the specified maximum absolute ratings, for temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
- 2. When use N type, please ensure that input voltage VIN2 is less than VIN1 + 0.3V. (refer to N.B. 1 below)
- 3. With a resistor R_{IN} connected between the V_{IN1} pin and the power supply, oscillation is liable to occur as a result of through current at the time of release. (refer to N.B. 2 below)
- 4. With a resistor R_{IN} connected between the VIN1 pin and the power supply, V_{IN1} pin voltage will fall as a result of the IC's supply current flowing through the V_{IN1} pin.
- 5. In order to stabilize the IC's operations, please ensure that the V_{IN1} pin's input frequency's rise and fall times are more than 5 msec/V.
- 6. Should the power supply voltage VIN1 exceed 6V, voltage detector 2's detect voltage (VDF2) and the release voltage (VDR2) will shift somewhat.
- 7. For CMOS output products, high level output voltage which is generated when the transient response is released becomes input voltage of VIN.
- 8. Torex places an importance on improving our products and its reliability. However, by any possibility, we would request user fail-safe design and post-aging treatment on system or equipment.

●N.B.

- 1. Voltage detector 2's input voltage (VIN2) N Type.

 An input protect diode is connected from input detector 2's input (VIN2) to input detector 1's input. Therefore, should the voltage applied to VIN2 exceed VIN1, current will flow through VIN1 via the diode. (refer to diagram1)
- Oscillation as a result of through current
 Since the XC612 series are CMOS ICs, through current will flow when the IC's internal circuit switching operates
 (during release and detect operations). Consequently, oscillation is liable to occur as a result of drops in voltage at the through current's resistor (RIN) during release voltage operations. (refer to diagram 2)
 Since hysteresis exists during detect operations, oscillation is unlikely to occur.





Diagram 1. Voltage detector 2's input voltage VIN2


Diagram 2. Through current oscillation

■TEST CIRCUITS




* A resistor is not needed for CMOS output type.


Circuit 2




Circuit 3




XC612N Type





■TEST CIRCUITS (Continued)


Circuit 4




* A resistor is not needed for CMOS output type.


■TYPICAL PERFORMANCE CHARACTERISTICS


(1) Supply Current vs. Input Voltage






(2) Detect & Release Voltage vs. Ambient Temperature






Note: Unless otherwise stated, pull up resistance = $100k\Omega$ with N-ch open drain output type.


(3) Output Voltage vs. Input Voltage







■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(4) N-ch Driver Output Current vs. VDS






X C 6 1 2 N 3 6 3 2




X C 6 1 2 N 3 6 3 2



(5) N-ch Driver Output Current vs. Input Voltage


XC612N3632 (VDF1=3.6V) 20 V_{DS}=0.5V 18 Output Current: IVET1 (mA) Topr=-30°C 16 14 25°C 12 10 8 80°C 6 4 2 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 Input Voltage: VIN1 (V)


X C 6 1 2 N 3 6 3 2




■APPLICATION CIRCUITS EXAMPLE *Example covers N-channel open drain product's circuits

Window comparator circuit






Detect voltages above respective established voltages circuit



Note: Please ensure that input voltage 2 (VIN2) is less than VIN1 + 0.3V


Detect voltage circuit with delay built-in




Note: Delay operates at both times of release and detect operations.

■PACKAGING INFORMATION

●SOT-25




●USP-6B



■MARKING RULE

●SOT-25




①Represents output configuration

MARK	CONFIGU	PRODUCT SERIES	
IVIARK	VDET1	VDET2	PRODUCT SERIES
<u>N</u>	N-ch Open Drain	N-ch Open Drain	XC612NxxxxMx
<u>D</u>	N-ch Open Drain	CMOS	XC612DxxxxMx
<u>E</u>	CMOS	N-ch Open Drain	XC612ExxxxMx

2), 3 Represents sequence number

Represents production lot number
 0 to 9, A to Z repeated. (G, I, J, O, Q, W excepted.)

●USP-6B



① represents output configuration

MARK	CONFIG	PRODUCT SERIES		
IVIAIN	VDET1	VDET2	FRODUCT SERIES	
<u>N</u>	N-ch open drain	N-ch open drain	XC612N****D*	
<u>D</u>	N-ch open drain	CMOS	XC612D****D*	
<u>E</u>	CMOS	N-ch open drain	XC612E****D*	

②,③ represent detect voltage(VDET1)

4,5 represent detect voltage (VDET2)

SYMBOL		VOLTACE(V)	PRODUCT SERIES	SYI	MBOL	\/OLTA CE/\/\	DDODLICT SEDIES	
2	3	VOLTAGE(V)	PRODUCT SERIES	4 5		VOLTAGE(V)	PRODUCT SERIES	
3	3	3.3	XC612*33**D*	3	3	3.3	XC612***33D*	
5	0	5.0	XC612*50**D*	5	0	5.0	XC612***50D*	

⑥ represents production lot number 0~9、A~Z repeated. (G, I, J, O, Q, W excluded.)

^{*}No character inversion used.

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this catalog is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this catalog.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this catalog.
- 4. The products in this catalog are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
 - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this catalog within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of Torex Semiconductor Ltd.

TOREX SEMICONDUCTOR LTD.